ASIC-System on Chip-VLSI Design: Timing Constraints